Your browser does not support JavaScript! Skip to main content
Free 30-day trial DO-178C Handbook RapiCoupling Preview DO-178C Multicore Training Multicore Resources
Rapita Systems
 

Industry leading verification tools & services

Rapita Verification Suite (RVS)

  RapiTest - Unit/system testing  RapiCover - Structural coverage analysis  RapiTime - Timing analysis (inc. WCET)  RapiTask - Scheduling visualization  RapiCoverZero - Zero footprint coverage analysis  RapiTimeZero - Zero footprint timing analysis  RapiTaskZero - Zero footprint scheduling analysis  RapiCouplingPreview - DCCC analysis

Multicore Verification

  MACH178  MACH178 Foundations  Multicore Timing Solution  RapiDaemons

Engineering Services

  V&V Services  Data Coupling & Control Coupling  Object code verification  Qualification  Training  Consultancy  Tool Integration  Support

Industries

  Civil Aviation (DO-178C)   Automotive (ISO 26262)   Military & Defense   Space

Other

RTBx Mx-Suite Software licensing Product life cycle policy RVS Assurance issue policy RVS development roadmap

Latest from Rapita HQ

Latest news

SAIF Autonomy to use RVS to verify their groundbreaking AI platform
RVS 3.22 Launched
Hybrid electric pioneers, Ascendance, join Rapita Systems Trailblazer Partnership Program
Magline joins Rapita Trailblazer Partnership Program to support DO-178 Certification
View News

Latest from the Rapita blog

How to certify multicore processors - what is everyone asking?
Data Coupling Basics in DO-178C
Control Coupling Basics in DO-178C
Components in Data Coupling and Control Coupling
View Blog

Latest discovery pages

control_tower DO-278A Guidance: Introduction to RTCA DO-278 approval
Picture of a car ISO 26262
DCCC Image Data Coupling & Control Coupling
Additional Coe verification thumb Verifying additional code for DO-178C
View Discovery pages

Upcoming events

XPONENTIAL 2025
2025-05-19
Avionics and Testing Innovations 2025
2025-05-20
DASC 2025
2025-09-14
DO-178C Multicore In-person Training (Fort Worth, TX)
2025-10-01
View Events

Technical resources for industry professionals

Latest White papers

Mitigation of interference in multicore processors for A(M)C 20-193
Sysgo WP
Developing DO-178C and ED-12C-certifiable multicore software
DO178C Handbook
Efficient Verification Through the DO-178C Life Cycle
View White papers

Latest Videos

Rapita Systems - Safety Through Quality
Simulation for the Motorola 68020 microprocessor with Sim68020
AI-driven Requirements Traceability for Faster Testing and Certification
Multicore software verification with RVS 3.22
View Videos

Latest Case studies

GMV case study front cover
GMV verify ISO26262 automotive software with RVS
Kappa: Verifying Airborne Video Systems for Air-to-Air Refueling using RVS
Supporting DanLaw with unit testing and code coverage analysis for automotive software
View Case studies

Other Resources

 Webinars

 Brochures

 Product briefs

 Technical notes

 Research projects

 Multicore resources

Discover Rapita

Who we are

The company menu

  • About us
  • Customers
  • Distributors
  • Locations
  • Partners
  • Research projects
  • Contact us

US office

+1 248-957-9801
info@rapitasystems.com
Rapita Systems, Inc.
41131 Vincenti Ct.
Novi
MI 48375
USA

UK office

+44 (0)1904 413945
info@rapitasystems.com
Rapita Systems Ltd.
Atlas House
Osbaldwick Link Road
York, YO10 3JB
UK

Spain office

+34 93 351 02 05
info@rapitasystems.com
Rapita Systems S.L.
Parc UPC, Edificio K2M
c/ Jordi Girona, 1-3
Barcelona 08034
Spain

Working at Rapita

Careers

Careers menu

  • Current opportunities & application process
  • Working at Rapita
Back to Top Contact Us

CDS gets WCET support for their next-generation custom processor

Breadcrumb

  1. Home

CDS gets WCET support for their next-generation custom processor

  Download
.

Controls and Data Services (CDS), part of the Rolls-Royce® Group, designs and manufactures a range of products for the aerospace gas turbine market. These products include Level A DO-178B/DO-178C compliant software.

One of the issues faced by software developers working to DO-178C is the need to find the Worst-Case Execution Time (WCET) of their software. CDS had previously addressed this through the use of their own in-house static analysis tool.

Summary

The challenge

  • CDS has introduced a new generation of their VISIUMCORE processor. Their challenge is to find a viable way to determine WCET for their DO-178B/DO-178C level A applications, in a way that works with their development process.

The solution

  • CDS selected RapiTime to incorporate into their standard process.

The benefits

  • WCET for the entire system is built up automatically as the unit tests execute. This allows early visibility of potential timing issues.

The challenge

CDS developed a new microprocessor, VISIUMCORETM to address a number of strategic needs. VISIUMCORE is the newest iteration of the CDS obsolescence-protected and harsh environment microprocessor intended for DO-254 Level A environments. It provides increased performance over previous iterations and is tailored to the specific requirements of CDS.

With the introduction of the VISIUMCORE, the complexity of the processor had advanced to the point where the accurate model of the processor required by the previous static analysis approach became harder to implement.

Under CDS’ development approach, a unit test framework is used to execute individual units on the test code. A key requirement for CDS was to collect timing information as individual units are executed, rather than waiting until the complete system has been developed.

The solution

Rapita Systems worked closely with CDS to develop, implement and validate a WCET process that works with the development approach favoured by CDS.

In this process RapiTime is integrated into the unit test mechanism (see Figure 1). This means that in the course of performing a unit test, the code under test is instrumented by RapiTime and then passed on to the compiler.

 
Unit testing process
Figure 1 – Unit testing process (with WCET) used by CDS
 

Once built, the code is executed on target. This process results in a time stamped execution trace, which is captured by an RTBx (data logger developed by Rapita Systems). Once captured, the trace is processed and passed to RapiTime for analysis.

The VISIUMCORE provides facilities to non intrusively collect a complete execution trace complete with timestamps. It also provides support for outputting a user-specified value and time stamp.

This allows the measurement of timing to be done on the same object code that will be executed on the target application.

RapiTime provides a WCET view for each tested unit.

These per-unit values are then combined to give an overall system value.

The benefits

As a result of this work, worst-case execution time analysis results are now generated automatically as unit testing proceeds.

Generating WCET in this way means that the timing results are available significantly earlier in the development process than the approach used by other companies of deriving WCET at system test time.

Because the measurement of timing and the derivation of WCET is built into the process, timing can be measured at every unit test with little additional overhead.

The report comparison feature of RapiTime could be used to highlight differences in timing between subsequent reports, which could demonstrate the success of optimization activities, or highlight possible increases in execution time.

By using a Rapita DO-178C qualification kit for RapiTime, CDS can produce evidence from this approach that will be acceptable to certification authorities.

Next Steps

To learn how RapiTime can help reduce the cost and effort of execution time analysis, see our product page.

To enquire about what Rapita can do for you, contact us.

Other case studies

Case study

Collins Aerospace: DO-178C code coverage analysis

Case study

Alenia Aermacchi (Leonardo) M-346

Case study

DO-178B Level A Embraer FCS

Case study

Cobham Aerospace Connectivity: RapiCover continues to deliver on the most challenging targets

  • Solutions
    • Rapita Verification Suite
    • RapiTest
    • RapiCover
    • RapiTime
    • RapiTask
    • MACH178

    • Verification and Validation Services
    • Qualification
    • Training
    • Integration
  • Latest
  • Latest menu

    • News
    • Blog
    • Events
    • Videos
  • Downloads
  • Downloads menu

    • Brochures
    • Webinars
    • White Papers
    • Case Studies
    • Product briefs
    • Technical notes
    • Software licensing
  • Company
  • Company menu

    • About Rapita
    • Careers
    • Customers
    • Distributors
    • Industries
    • Locations
    • Partners
    • Research projects
    • Contact
  • Discover
    • Multicore Timing Analysis
    • Embedded Software Testing Tools
    • Worst Case Execution Time
    • WCET Tools
    • Code coverage for Ada, C & C++
    • MC/DC Coverage
    • Verifying additional code for DO-178C
    • Timing analysis (WCET) & Code coverage for MATLAB® Simulink®
    • Data Coupling & Control Coupling
    • Aerospace Software Testing
    • Automotive Software Testing
    • Certifying eVTOL
    • DO-178C
    • AC 20-193 and AMC 20-193
    • ISO 26262
    • What is CAST-32A?

All materials © Rapita Systems Ltd. 2025 - All rights reserved | Privacy information | Trademark notice Subscribe to our newsletter